	Application No.	Applicant(s)
Notice of Allowability	10/721,093	SHIN ET AL.
	Examiner	Art Unit
	DAVID VU	2818
The MAILING DATE of this communication apperation apperation allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI of the Office or upon petition by the applicant. See 37 CFR 1.313	ears on the cover sheet with the (OR REMAINS) CLOSED in this or other appropriate communicat GHTS. This application is subject	e correspondence address application. If not included tion will be mailed in due course. THIS
1. This communication is responsive to <u>11/26/03</u> .		
2. The allowed claim(s) is/are <u>1-8</u> .		
3. $\boxtimes$ The drawings filed on <u>26 November 2003</u> are accepted by	the Examiner.	
<ul> <li>4.  Acknowledgment is made of a claim for foreign priority una)  All b)  Some* c)  None of the: <ol> <li>Certified copies of the priority documents have</li> <li>Certified copies of the priority documents have</li> <li>Copies of the certified copies of the priority documents have</li> </ol> </li> <li>Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)).</li> </ul> <li>* Certified copies not received:</li>	been received. been received in Application No.	<del></del>
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		ply complying with the requirements
5. A SUBSTITUTE OATH OR DECLARATION must be submi		
<ol> <li>CORRECTED DRAWINGS ( as "replacement sheets") mus         <ul> <li>(a) including changes required by the Notice of Draftspers</li> <li>1) hereto or 2) to Paper No./Mail Date</li> <li>(b) including changes required by the attached Examiner's Paper No./Mail Date</li> <li>Identifying indicia such as the application number (see 37 CFR 1. each sheet. Replacement sheet(s) should be labeled as such in the stacked Examiner's comment regarding REQUIREMENT Intercept to the sheet of the sheet o</li></ul></li></ol>	on's Patent Drawing Review (PT s Amendment / Comment or in the 84(c)) should be written on the dra ne header according to 37 CFR 1.12 sit of BIOLOGICAL MATERIA	e Office action of wings in the front (not the back) of 21(d). L must be submitted. Note the
Attachment(s)  1. ☑ Notice of References Cited (PTO-892)  2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)  3. ☐ Information Disclosure Statements (PTO-1449 or PTO/SB/0 Paper No./Mail Date  4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material	6. ☐ Interview Summa Paper No./Mail [ 8), 7. ☐ Examiner's Amer  8. ☑ Examiner's State	Date

Art Unit: 2818

## **DETAILED ACTION**

## Reason for allowance

1. The following is an examiner's statement of reason for allowance: in the context of the entire claim, the cited references do not teach a method for manufacturing a capacitor of a semiconductor device by forming a barrier metal layer on the entire surface of the semiconductor substrate to fill up the storage electrode contact hole; planarizing the barrier metal layer using the hard mask layer as an etch stop layer to form a barrier metal layer pattern and removing the hard mask layer.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance".

## Conclusion

2. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The cited prior art teaches a method of manufacturing a capacitor of semiconductor device. In particular, Melnick *et al.* (US 6,274,899) teaches a method for forming a capacitor electrode having conductive regions adjacent a dielectric post, but does not discuss using the

hard mask layer as an etch stop layer to form a barrier metal layer pattern then removing the hard mask layer. Hong (US 5,940,703) teaches a method for forming DRAM capacitor that utilizes the formation of an oxide layer and the subsequent etch-removal of a portion of the oxide layer located in the gap between a first masking layer and a second masking layer in order to form the minimum separation required between the lower electrodes of adjacent capacitors but does not discuss forming a barrier metal layer on the entire surface of the semiconductor substrate to fill up the storage electrode contact hole.

Any inquiry concerning this communication or earlier communications from the 3. examiner should be directed to David Vu whose telephone number is 571-272-1798. The examiner can normally be reached on Monday-Friday 8:00am-5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on 571-272-1787. The fax phone numbers for the organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR, Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

David Vu

**Primary Examiner**